INTRODUCTION
In recent year reversible logic has been considered as an important issue for computer design. The primary reason for this is the increasing demands for lower power devices. It has been proved that for irreversible logic computations, each bit of information loss generates kTln2 joules of heat energy, where k is Boltzmann's constant and T is the absolute temperature at which computation is performed [1] . The generated heat can be problematic for larger circuits. Bennett [2] showed that circuits must be built using reversible logic gates only to avoid the heat dissipation.
Reversible logic has a one to one correspondence between its inputs and outputs. Thus reversible computing does not result in information loss during the computation process. Hence it naturally takes care of heating generated due to information loss. Despite the great potential of reversible logic and these endorsements from the leaders in the field, a little work has been done in the area of sequential reversible logic. In this paper, we studied the existing works in this area and proposed some new designs for sequential circuits -D latch and JK latch.
Many researchers are working in the field of reversible logic to optimize the circuit design. The main challenges of designing reversible circuits are to reduce the number of gates, garbage outputs, constant inputs, propagation delay and quantum cost. While designing the proposed latches, we tried to optimize the number of gates, number of garbage outputs, delay and hardware complexity. In this paper, two new reversible logic gates 'Mamun Gate' MG-1 and MG-2 are proposed for the implementation of D latch and JK latch.
The rest of the paper is organized as follows: Section 2 provides the readers with the necessary background in reversible logic. Section 3 presents our proposed reversible gate MG1 and MG2. Section 4 describes proposed design and synthesis of reversible sequential circuit. Section 5 presents the comparisons of our design with the existing ones in literature and finally this paper is concluded with section 6
II. REVERSIBLE LOGIC GATES
In this section, some basic definitions related to reversible logic are presented. We formally define reversible gate, garbage output, then we present some popular reversible gates along with their input-output specifications. We also describe the quantum equivalent circuits for the popular reversible gates. Definition 2.1. A Reversible Gate is a k-input, k-output (denoted by k*k) circuit that produces a unique output pattern for each possible input pattern [3] . Definition 2.2. Unwanted or unused outputs which are needed to maintain reversibility of a reversible gate (or circuit) are known as Garbage Outputs. The garbage output of Feynman gate [4] is shown in Fig.1 with *. Definition 2.3. The delay of a logic circuit is the maximum number of gates in a path from any input line to any output line. This definition is based on the assumptions that: (i) Each gate performs computation in one unit time and (ii) All inputs to the circuit are available before the computation begins. 
III. PROPOSED REVERSIBLE LOGIC GATES
In this paper we proposed two new 4x4 reversible gates named 'Mamun Gate': MG-1 and MG-2 Here in this section we described the input-output specifications, block diagrams and truth tables of the proposed gates.
Proposed MG-1 Gate
The input and output vectors of MG-1 gate are I v = (A,B,C,D) and O v= (
). The block diagram and truth table of a 4x4 MG-1 are given in Fig. 5 and Table I respectively. Table I: Truth Table of a 4x4 MG-1 
Proposed MG-2 Gate The input and output vectors of MG-2 gate are I v = (A, B, C, D) and O v (P=A,
. The block diagram and truth table of a 4x4 MG-2 are given in Fig. 6 and Table II respectively.. 
IV. DESIGN OF REVERSIBLE LATCHES USING MG GATES
Many researchers proposed their own design for sequential circuit. The designs vary in terms of number of gates and quantum costs. In this section we described our proposed design of reversible D-Latch and JK Latch.
Proposed D Latch
The 
Efficient Design of Reversible Sequential Circuit

V. RESULTS AND DISCUSSIONS
Evaluation of Proposed Reversible MG gates
The proposed reversible gates are 1 through 4x4 gates. With the help of proposed gates design of different latches and flip-flops has been improved. As latches are most important memory block used in RAM and FPGA, this gate can contribute significantly in reversible community
Evaluation of Proposed D Latch
Both the designs of D latch and Master-Slave D latch are optimized than the existing designs. The comparisons are shown in Tables III and IV. From the comparison tables we can see that the proposed designs of D latch are better than existing ones in terms of number of gates, number of garbage outputs and delay.
Evaluation of Proposed JK Latch
Both of our proposed design of JK latch and Master-Slave JK latch are better than the existing ones in literature. Tables V and VI show the comparisons of different design of JK latches. From the comparison tables we can see that the proposed designs of JK latches are better than existing ones in terms of number of gates, number of garbage outputs and delay.
VI. CONCLUSION
Reversible latches are going to be the main memory block for the forthcoming quantum devices. In this paper we proposed optimized reversible D latch and JK latches with the help of proposed 'Mamun' gates. Appropriate algorithms and theorems are presented to clarify the proposed design and to establish its efficiency. We compare our design with the existing designs available in literature which claims our success in terms of number of gates, number of garbage outputs and delay. This optimization can contribute significantly in reversible logic community.
